

Data sheet acquired from Harris Semiconductor

## CMOS Dual 64-Stage Static Shift Register

High-Voltage Types (20-Volt Rating)


■ CD4517B dual 64-stage static shift register consists of two independent registers each having a clock, data, and write enable input and outputs accessible at taps following the 16th, 32nd, 48th, and 64th stages. These taps also serve as input points allowing data to be inputted at the 17th, 33rd, and 49th stages when the write enable input is a logic 1 and the clock goes through a low-to-high transition. The truth table indicates how the clock and write enable inputs control the operation of the CD4517B. Inputs at the intermediate taps allow entry of 64 bits into the register with 16 clock pulses. The 3-state outputs permit connection of this device to an external bus.


The CD4517B is supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

#### Features:

- Low quiescent current 10 nA/pkg (typ.)
   at V<sub>DD</sub> = 5 V
- Clock frequency 12 MHz (typ.) at
   V<sub>DD</sub> = 10 V
- Schmitt trigger clock inputs allow operation with very slow clock rise and fall times
- Capable of driving two low-power TTL loads, one low- power Schottky TTL load, or two HTL loads
- Three-state outputs
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

# CD4517B Types





MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to VSS Terminal)0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS0.5V to V <sub>DD</sub> +0.5V
DC INPUT CURRENT, ANY ONE INPUT±10mA
POWER DISSIPATION PER PACKAGE (PD):
For T <sub>A</sub> = -55°C to +100°C
For T <sub>A</sub> = +100°C to +125°C
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (T <sub>A</sub> )55°C to +125°C
STORAGE TEMPERATURE RANGE (T <sub>stg</sub> )65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79mm) from case for 10s max

#### RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIM	4.14.17.0	
CHARACTERISTIC	MIN.	MAX.	UNITS
Supply-Voltage Range (For T <sub>A</sub> = Full Package Temperature Range)	3	18	V

#### Applications:

- Time-delay circuits
- Scratch-pad memories
- General-purpose serial shift-register applications

#### TRUTH TABLE

Clock	Write Enable	Data	Stage 16 Tap	Stage 32 Tap	Stage 48 Tap	Stage 64 Tap
0	0	Х	Q16	Q32	Q48	Q64
0	1	×	Z	Z.	z	z
1	0	×	Q16	Q32	Q48	Q64
1	1	×	Z	Z.	Z	z
	0	Diin	Q16	Q32	Q48	Q64
	1	DI In	D17 In	D33 In	D49 In	z
_	0	×	Q16	Q32	Q48	Q64
	1	х	Z	z	z	z

X = Don't Care

Z = High Impedance

92CM - 3109BRI

92CL - 32765





Fig. 1—CD4517B functional block diagram (one half).



VSS PROTECTED BY CMOS PROTECTION NETWORK




Fig. 2—CD4517B logic block diagram (one half).




Fig. 3—Dynamic test waveforms.

## CD4517B Types

CHARAC- TERISTIC	CON	DITIO	NS	LIN	IITS AT I	NDICAT	ED TEM	PERATI		C)	N I T
	V <sub>O</sub> (V)	V <sub>IN</sub>	V <sub>DD</sub>		<b>–40</b>	+85	+125	Min.	+25 Typ.	Max.	S
	<del>                                     </del>	0.5	5	5	5	150	150	-	0.04	5	┝
Quiescent Device		0,10	10	10	10	300	300		0.04	10	ł
Current,	_	0,15	15	20	20	600	600		0.04	20	μ
IDD Max.	_	0,20	20	100	100	3000	3000		0.08	100	
	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	-
Output Low (Sink) Current		0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_	١.
OL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	
A	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	m
Output High (Source)	2.5	0,5	5	-2	-1.8	-1.3		-1.6		_	
Current, IOH Min.	9.5	0,10	10	1.6	-1.5	-1.1	-0.9	-1.3	→2.6		
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	. – .	١
Output Voltage:	_	0,5	5	0.05 _					0	0.05	┢
Low-Level,		0,10	10		0.	.05		0	0.05	1	
VOL Max.	-	0,15	15		0.	_	0	0.05	١,		
Output	_	0,5	5	4.95				4.95	5	_	[
Voltage: High-Level,	-	0,10	10		9	95	9.95	10	_	1	
VOH Min.	_	0,15	15		14.	95		14.95	: 15	_	1
	0.5,4.5		5			1.5				1.5	$\vdash$
Input Low Voltage	1,9	_	10			3			_	3	:
V <sub>IL</sub> Max.	1.5,13.5	-	15			4		-		4	١,
Input High	0.5,4.5	_	5	5	3	3.5	-	3.5	_	_	1
Voltage,	1,9	_	10	,		7		7		_	
V <sub>IH</sub> Min.	1.5,13:5	1	15			11:		11	_		
Input Current I <sub>IN</sub> Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10 <sup>-5</sup>	±0.1	μ
3-State Output Leakage Current IOUT Max.	0,18	0,18	18	±0.4	±0.4	±12	±12	-	±10 <sup>-4</sup>	±0.4	μ




Fig. 7—Minimum p-channel output high (source) current characteristics.




Fig. 8—Typical propagation delay time as a function of load capacitance.




Fig. 4—Typical n-channel output low (sink) current characteristics.




Fig. 5—Minimum n-channel output low (sink) current characteristics.




Fig. 6—Typical p-channel output high (source) current characteristics.




Fig. 9—Typical transition time a a function of load capacitance.

## CD4517B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A=25\,^{\circ}C$ ; Input  $t_f$ ,  $t_f=20\,\rm ns$ ,  $C_L=50\,\rm pF$ ,  $R_L=200\,\rm k\Omega$ 

CHARACTERISTIC	TEST	14 00		LIMITS		
CHARACTERISTIC	CONDITIONS	V <sub>DD</sub> (V)	Min.	Тур.	Max.	UNITS
Propagation Delay Time:		5	_	200	400	-
CL to Bit 16 Tap		10		110	220	ns
tpHL, tpLH		15	_	90	180	
3-State Output, WE to Bit		5	_	75	150	
16 Tap tpHZ, tpLZ; tpZH,		. 10	- '	40	80	. ns
t <sub>PZL</sub> (See Note)		15	_	30	60	
Output Transition Time		5	<del>-</del>	100	200	
tthu ttuh		10		50	100	ns
THE TEN		15	_	40	80	
Write Enable-to-Clock		5 -	0	-50	-	
Setup Time		10	0	-25	_	ns
		15	0	-15		
Data-to-Clock		5	20	0	_	
Setup Time, ts		10	10	0	-	ns
		15	10	. 0		
Minimum Write		5	_	50	100	
Enable-to-Clock		10		25	50	ns
Release Time		15	_	20	40	
Minimum		-5	_	100	200	
Data-to-Clock		10	<u> </u>	50	100	ns
Hold Time, tH		15	_	25	50	
Minimum Clock Pulse		5	_	90	180	
Width, tw		10		40	80	ns
		15		25	50	
Maximum Clock Input		5	3	6	_	
Frequency, f <sub>CL</sub>		10	6	12		MHz
roduction, ICE		15	8	15		
Maximum Clock Input Rise		5				
or Fall Time, t <sub>fCL</sub> t <sub>rCL</sub>		10	UN	LIMITE	D	μ\$
<del></del>		15.				
Input Capacitance CIN	Any Inp	ut	-	5	7.5	pF

NOTE: Measured at the point of 10% change in output with an output load of 50 pF, RL = 1 k $\Omega$  to VDD for tpZL, tpLZ and RL = 1 k $\Omega$  to VSS for tpZH, tpHZ.





Fig. 10—Typical power dissipation as a function of frequency.






Fig. 11—Dynamic power dissipation test circuit and waveforms.




Fig. 12-Quiescent-device-current test circuit.




Fig. 13-Input-voltage test circuit.





Fig. 14—Input current test circuit.



Dimensions and pad layout for CD4517B.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{\circ 3} \text{ inch})$ .



## **PACKAGE OPTION ADDENDUM**

4-Feb-2021

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD4517BE	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4517BE	Samples
CD4517BF3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD4517BF3A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## **PACKAGE OPTION ADDENDUM**

4-Feb-2021

#### OTHER QUALIFIED VERSIONS OF CD4517B, CD4517B-MIL:

• Military: CD4517B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

## PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD4517BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4517BE	N	PDIP	16	25	506	13.97	11230	4.32

## 14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated