查询CD4076B 供应商



CMOS 4-Bit **D-Type Registers**


High-Voltage Types (20-Volt Rating)

CD4076B types are four-bit registers consisting of D-type flip-flops that feature three-state outputs. Data Disable inputs are provided to control the entry of data into a the flip-flops. When both Data Disable inputs are low, data at the D inputs are loaded into their respective flip-flops on the next positive transition of the clock input. Output Disable inputs are also provided. When the Output Disable inputs are both low, the normal logic states of the four outputs are available to the load. The outputs are disabled independently of the clock by a high logic level at either Output Disable input, and present a high impedance.


The CD4076B types are supplied in 16-lead ceramic dual-in-line packages (D and F suffixes), 16-lead dual-in-line plastic packages (Esuffix), and in chip form (H suffix).

Features:

- Three-state outputs
- Input disabled without gating the clock
 - Gated output control lines for enabling or disabling the outputs
 - Standardized, symmetrical output
 - characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μ A at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin over full package temperature range:
 - 1 V at V_{DD} = 5 V 2 V at V_{DD} = 10 V 2.5 V at V_{DD} = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



TERMINAL ASSIGNMENT








Fig.1 — Typical output low (sink) current characteristics.



TO-SOURCE VOLTAGE 265-243198

Fig.2 - Minimum output low (sink) current characteristics.



RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}C$, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V _{DD}	LIN	UNITS	
	(V)	Min.	Max.	
Supply Voltage Range (For T _A =Full Package Temperature Range)		3	18	v
	- 5	200		
Data Setup Time, ts	- 10 ·	80		ns
fer i	15 çg	60		
	5	200	-	
Clock Pulse Width, tw	10	100		ns
	15	80	-	
	5		3	
Clock Input Frequency, fcL	10	dc	6	MHz
UL COL	15		8	
(Aline 4)	5	-	15	
Clock Input Bise or Fall Time, trCL, tfCL	10	-	5	μs
10	15	_	5	•
	5	120		
Reset Pulse Width, t _W	10	50		ns
	15	40	·'	
	5	180	-	
Data Input Disable Setup Time, t _S	10	100	-	ns
	15	70	_	

CD4076B Types

CD4076B Types

W. C. Marcheller

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V _{DD}) Voltages referenced to V _{SS} Terminal)
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$
For T _A = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (TA)55°C to +125°C
STORAGE TEMPERATURE RANGE (T _{stg})65°C to +150°C
LEAD TEMPERATURE (DURING SOLDĚRING):
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max \dots +265°C







Fig.4 — Minimum output high (source) current characteristics.








3


COMMERCIAL CMOS HIGH VOLTAGE ICs


















TPZH VDD VSS

(b)


CHARACTERISTIC	TEST CONDI	TIONS	LIMITS			UNITS
		V _{DD} V	Min.	Тур.	Max.	.
Propagation Delay Time:	1	5	1	300	600	<u> </u>
Clock to Q Output, tpHL, tpLH		10		125	250	
		15		90	180	
till and the second		5	•	230	460	l en es
Reset,	}	10		100	200	
		15		75	150	
<u> </u>	<u></u>	50		150	300	ns
3 State Output 1 or 0 to High Impedance, tpHZ, tpLZ	$R_1 = 1 k \Omega$	10		75	150	1
		15		60	120	
		5		150	300	1
3 State High Impedance to 1 or 0 Output, tpZH, tpZL	R ₁ = 1 κΩ	10		75	150	
		15		60	120	
Transition Time, ¹ THL ¹ TLH	<u> </u>	5		100	200	
		10		50	100	ns
		15		40	80	
		5	3	6		
Maximum Clock Input Frequency, fcL		10	6	12		MHz
Maximum Clock input i requercy, ICL		15	8	16		14/1/2
		5		100	200	
Minimum Clock Pulse Width, tw		10		50	100	ns:
		15		40	80	
	ł					
Maximum Clock Input Rise		5	15	-	-	
or Fall Time,		10 15	5	-	-	µs ∵
^t rcl ^{, t} fcl		15	2	_	_	
		5		60	120	
Minimum Reset Pulse With, t _W		10		25	50	ns
		15		20	40	
		5		100	200	
Minimum Data Setup Time, t _S		10	-	40	80	ns
		15		30	60	
Minimum Data Input Disable		5	-	90	180	
Setup Time, ts		. 10	-	50	100	ns
anti la constanti de la consta		15		35	70	

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25^oC, Input t_r, t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω (Unless otherwise noted)




Input Capacitance, CIN

.



Any Input



pF

5 7.5

÷

一、公司, 公司法律管理 计算法

Fig. 11 - Quiescent device current test circuit.

Fig.12 - Input voltage test circuit.





CD4076B Types

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)									
ISTIC	Vo	VIN	VDD					+25			UNITS		
	(V) :	(V)	(V)	-55	40	+85	+125	Min.	Typ.	Max.			
Quiescent Device	·	0,5	5	5	5	150	150	-	0.04	5	μΑ		
Current, IDD Max.	-	0,10	10	10	10	300	300	. –	0.04	10			
	-	0,15	15	20	20	600	600	·	0.04	20			
	-	0,20	20	100	100	3000	3000	- ¹	0.08	100			
Output Low	0,4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-			
(Sink) Current	0,5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6		1		
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	-	İ		
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	–	mA		
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	<u> </u>			
Current, IOH Min.	9.5	0,10	10	-1.6	-1.5	1.1	-0.9	-1.3	-2.6	-			
IOH MINT	13.5	0,15	15	-4.2	-4	-2.8	-2.4	3.4	-6.8	-			
Output Voltage:	-	0,5	5.		0	.05		-	0	0.05			
Low-Level, Voi Max.	_	0,10	10	0.05				_	0	0.05	v		
VUL max.	***	0,15	15	0.05				-	0	0.05			
Output Voltage:	—	0,5	5	4.95			4,95	5	-				
High-Level,	-	0,10	10	9.95				9.95	10	-			
VOH Min.	1	0,15	15	14.95				14.95	15				
Input Low	0.5, 4.5	-	5	1.5			_	-	1.5				
Voltage,	1, 9	+	10	3				—	-	3			
VIL Max.	1.5,13.5	_	15	4				-	—	4			
Input High	0.5, 4.5	-	5	3.5				3.5			V .		
Voltage, VIH Min.	1, 9	_	10	7				7	-	_			
	1.5,13.5	-	15	11				11	_	-			
Input Current IIN Max.		0,18	18	±0.1	±0,1	±1	±1	_	±10 ⁻⁵	±0.1	μA		
3-State Output Leakage Current IOUT Max	0,18	0,18	18	±0.4	±0.4	±12	±12	-	±10-4	±0.4	μA		




Fig.9 - Typical maximum clock input frequency vs. supply voltage.





Fig. 10 — Typical dynamic power dissipation vs. frequency.



Dimensions and pad layout for CD4076BH

.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated